

Learning Objectives

- > DC Load Line
- Q-Point and Maximum Undistorted Output
- Need for Biasing a Transistor
- Factor Affecting Bias Variations
- Stability Factor
- Beta Sensitivity
- Stability Factor for CB and CE Circuits
- Different Methods for Transistor Biasing
- > Base Bias
- Base Bias with Emitter Feedback
- Base Bias with Collector Feedback
- Base Bias with Collector and Emitter Feedbacks
- Emitter Bias with two Supplies
- > Voltage Divider Bias
- Load Line and Output Characteristics
- > AC Load Line

LOAD LINES AND DC BIAS CIRCUITS



DC biasing is used to establish a steady level of transistor current and voltage called the dc operating point or quescent point (Q-Point)

58.1. D.C. Load Line

For drawing the dc load line of a transistor, one need to know only its cut-off and saturation points. It is a straight line jointing these two points. For the *CE* circuit of Fig. 58.28, the load line is drawn in Fig. 58.1. *A* is the cut-off point and *B* is the saturation point. The voltage equation of the collector-emitter is

$$V_{CC} = I_C R_L + V_{CE} \quad \therefore \quad I_C = \frac{V_{CC}}{R_L} - \frac{V_{CE}}{R_L}$$

Consider the following two particular cases :

(i) when
$$I_c = 0$$
, $V_{CE} = V_{CC}$
(ii) when $V_{CE} = 0$, $I_c = V_{CC}/R_L$ — cut-off point A

-- saturation point B Obviously, load line can be drawn if only V_{cc} and R_{L} are known.

Incidentally slope of the load line $AB = -1/R_L$

Note. The above given equation can be written as

$$I_c = \frac{V_{CE}}{R_t} + \frac{V_{CC}}{R_t}$$

It is a linear equation similar to y = -mx + c

The graph of this equation is a straight line whose slope is $m = -1/R_{\mu}$

Active Region

All operating points (like *C*, *D*, *E* etc. in Fig. 58.1) lying between cut-off and saturation points form the *active region* of the transistor. In this region, E/B junction is forward-biased and C/B junction is reverse-biased—conditions necessary for the proper operation of a transistor.

Quiescent Point

It is a point on the dc load line, which represents the values of I_c and V_{ce} that exist in a transistor circuit when *no input signal is applied*.

It is also known as the *dc operating point or working point*. The best position for this point is



Fig. 58.2

midway between cut-off and saturation points where $V_{CE} = \frac{1}{2} V_{CC}$ (like point *D* in Fig. 58.1).

Example 58.1. For the circuit shown in Fig. 58.2 (a), draw the dc load line and locate its quiescent or dc working point.

Solution. The cut-off point is easily found because it lies along *X*-axis where $V_{CE} = V_{CC} = 20$ V *i.e.* point *A* in Fig. 58.2 (*b*). At saturation point *B*, saturation value of collector current is $I_{C(sat)} = V_{CC}/R_L = 20$ V/5 K = 4 mA.



The line A B represents the load line for the given circuit. We will now find the actual operating point.



The Q-point is located at (15 V, 0.5 mA)

(b) It is obvious from Fig. 58.3 (b) that maximum positive swing can be from 15 V to 20 V *i.e.* 5 V only. Of course, on the negative swing, the output swing can go from 15 V down to zero volt. The limiting factor being *cut-off on positive half-cycle*, hence maximum unclipped peak-to-peak voltage that we can get from this circuit is $2 \times 5 = 10$ V.

(c) The approximate voltage gain of the above circuit is

$$A_v = \frac{V_0}{V_S} = \frac{R_L}{R_S} = \frac{10 \,\mathrm{K}}{1 \,\mathrm{K}} = 10$$

It means that signal voltage will be amplified 10 times. Hence, maximum value of source voltage for obtaining unclipped or undistorted output is

$$V_s = \frac{V_0}{10} = \frac{10V_{p-p}}{10} = \mathbf{1V}_{p-p}$$

Example 58.3. For the CE circuit shown in Fig. 58.4 (a), draw the dc load line and mark the dc working point on it. Assume b=100 and neglect V.

(Applied Electronics, Punjab Univ.)

Solution. Cut-off point *A* is located where, $I_c = 0$ and $V_{CE} = V_{CC} = 30$ V. Saturation point *B* is given where $V_{CE} = 0$ and $I_{C(Sat)} = 30$ V/5 K = 6 mA.

Line AB represents the load line in Fig. 58.4 (*b*).



Let us find the dc working point from the given values of resistances and supply voltage.

$$I_B = 30 \text{ V/1.5 M} = 20 \text{ }\mu\text{A};$$
 $I_C = \beta I_B = 100 \times 20 = 2000 \text{ }\mu\text{A} = 2 \text{ }\text{mA}$

$$_{CC} - I_{C}R_{L} = 30 - 2 \times 5 = 20$$
 V

 $V_c = V_{cc} - I_c R_L = 30 - 2 \times 5 = 20$ V Hence, *Q*-point is (**20 V**; **2 mA**) as shown in Fig. 58.4.

58.2. Q-Point and Maximum Undistorted Output

Position of the Q-point on the dc load line determines the maximum signal that we can get from the circuit before clipping occurs. Consider the cases shown in Fig. 58.5.

In Fig. 58.5 (a), when Q is located near cut-off point, signal first starts to clip at A. It is called cut-off clipping because the positive swing of the signal drives the transistor to cut-off. In fact, as seen from Fig. 58.5 (*a*), maximum positive swing is $= I_{CO}R_{ac}$.



If the Q-point Q_2 is located near saturation point, then clipping first starts at point B as shown in Fig. 58.5 (b). It is caused by saturation. The maximum negative swing = V_{CEO} .

In Fig. 58.5 (c), the Q-point Q_3 is located at the centre of the load line. In this condition, we get the *maximum possible output signal*. The point Q_3 gives the optimum Q-point. The maximum undistorted signal = $2V_{CEO}$.

In general, consider the case shown in Fig. 58.6. Since A < B, maximum possible peak-to-peak output signal = 2 A.

If the operating point were so located that A > B, then maximum possible peak-to-peak output signal = 2B.

When operating point is located at the centre of the load line, then maximum undistorted peak-to-peak signal is = 2 A $= 2 B = V_{CC} = 2 V C_{EO}.$

Under optimum working conditions corresponding to Fig. 58.5 (c), I_{co} is half the saturation value given by V_{cc}/R_L (Art. 8.1).

:
$$I_{CQ} = \frac{1}{2} \cdot \frac{V_{CC}}{R_L} = \frac{V_{CC}}{2R}$$



Example 58.4. Determine the value of $R_{\rm p}$ required to adjust the circuit of Fig. 58.7 to optimum operating point. Take $\beta = 50$ and $V_{BE} = 0.7$ V.

Solution. As seen from above

$$I_{CQ} = \frac{V_{CC}}{2R_L} = \frac{20}{2 \times 10} = 1 \,\mathrm{mA}$$

The corresponding base current is

$$I_{BQ} = \frac{I_{CQ}}{\beta} = \frac{1}{50} = 2\,\mu A$$

Now,
$$V_{cc} = I_B R_B + V_{BE}$$

 $R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{20 - 0.7}{20 \times 10^{-6}} = 965 \text{ K}$

58.3. Need For Biasing a Transistor

 I_B

...

For normal operation of a transistor amplifier circuit, it is essential that there should be a

(a) forward bias on the emitter-base junction and

(b) reverse bias on the collector-base junction.

In addition, amount of bias required is important for establishing the Q-point which is dictated by the mode of operation desired.

If the transistor is not biased correctly, it would

1. work inefficiently and

2. produce distortion in the output signal.

It is desirable that once selected, the Q-point should remain stable *i.e.* should not shift its position due to temperature rise etc. Unfortunately, this does not happen in practice unless special efforts are made for the purpose.

58.4. Factors Affecting Bias Variations

In practice, it is found that even after careful selection, Q-point tends to shift its position. This bias instability is the direct result of thermal instability which itself is produced by cumulative increase in I_c that may, if unchecked, lead to thermal runaway (Art. 58.13). The collector current for C_F circuit is given by

$$I_{c} = \beta I_{B} + I_{CEO} = \beta I_{B} + (1 + \beta) I_{CO}$$

This equation has three variables : β , I_{B} and I_{CO} all of which are found to increase with temperature. In particular, increase in I_{co} produces significant increase in collector current I_c . This leads to increased power dissipation with further increase in temperature and hence I_c . Being a cumulative process, it can lead to thermal runaway which will destroy the transistor itself !

However, if by some circuit modification, I_c is made to decrease with temperature automatically, then decrease in the term βI_{B} can be made to neutralize the increase in the term $(1 + \beta) I_{CO}$ thereby keeping I_c constant. This will achieve thermal stability resulting in bias stability.

58.5. Stability Factor

The degree of success achieved in stabilizing I_c in the face of variations in I_{co} is expressed in terms of current stability factor S. It is defined as the rate of change of I_{c} with respect to I_{co} when both β and $I_{B}(V_{BE})$ are held constant.

$$\therefore \qquad S = \frac{dI_C}{dI_{CO}} \qquad \qquad -\beta \text{ and } I_B \text{ constant}$$

Larger the value of S, greater the thermal instability and *vice versa* (in view of the above, this factor should, more appropriately, be called instability factor !).

The stability factor may be alternatively expressed by using the well-known equation $I_c = I\beta + I\beta$ $(I + \beta) I_{co}$ which, on differentiation with respect to I_{c} , yields.

$$I = \beta \frac{dI_B}{dI_C} + (1+\beta) \frac{dI_{CO}}{dI_C} = \beta \frac{dI_B}{dI_C} + (1+\beta) \frac{1}{S} \qquad \therefore \qquad S = \frac{(1+\beta)}{1 - \beta (dI_B / dI_C)}$$

The stability factor of any circuit can be found by using the general formula

$$S = \frac{1 + R_B / R_E}{1 + (1 - \alpha) (R_B / R_E)}$$





where

 $R_{_{B}} = total$ series parallel resistance in the base

 $R_{E} = total$ series dc resistance in the emitter

 α = dc alpha of the transistor

58.6. Beta Sensitivity

By β -sensitivity of a circuit is meant the influence that the β -value has on its dc operating point. Variations in β -value are caused by variations in the circuit operating conditions or by the substitution of one transistor with another. Beta sensitivity K_b is given by

$$\frac{dI_C}{I_C} = K_\beta \frac{dI_B}{\beta} \qquad \qquad \therefore \qquad K_\beta = \frac{\beta}{I_C} \cdot \frac{dI_C}{dI_B}$$

Obviously, K_{β} is dimensionless ratio and can have values ranging from zero to unity.

58.7. Stability Factor for CB and CE Circuits

(i) CB Circuit

Here, collector current is given by

$$I_C = \alpha I_E + I_{CO}$$
 \therefore $\frac{dI_C}{dI_{CO}} = 0 + 1$ or $S = 1$

(ii) CE Circuit

$$I_c = \beta I_B + (1 + \beta) I_{co}$$
 $\therefore \frac{dI_C}{dI_{co}} = (1 + \beta)$ —treating I_B as a constant

 $\therefore \qquad S = (1 + \beta).$

If $\beta = 100$, then S = 101 which means that I_c changes 101 times as much as I_{co} .

58.8. Different Methods for Transistor Biasing

Some of the methods used for providing bias for a transistor are :

1. base bias or fixed current bias (Fig. 58.9)

It is not a very satisfactory method because bias voltages and currents do not remain constant during transistor operation.

2. base bias with emitter feedback (Fig. 58.10)

This circuit achieves good stability of dc operating point against changes in β with the help of emitter resistor which causes degeneration to take place.

3. base bias with collector feedback (Fig. 58.11)

It is also known as collector-to-base bias or collector feedback bias. It provides better bias stability. 4. base bias with collector and emitter feedbacks

It is a combination of (2) and (3) above.

5. emitter bias with two supplies (Fig. 58.13)

This circuit uses both a positive and a negative supply voltage. Here, base is at approximately 0 volt *i.e.* $V_B \cong 0$.

6. voltage divider bias (Fig. 58.15)

It is most widely used in linear discrete circuits because it provides good bias stability. It is also called universal bias circuit or base bias with one supply.

Each of the above circuits will now be discussed separately.

58.9. Base Bias

It has already been discussed in Art. 58.20 and is shown in Fig. 58.25. For such a circuit, $S = (1 + \beta) \cong \beta$ and $K_{\beta} = 1$.

 I_B

₹R_B

V_{BE}

R_E

Fig. 58.8

58.10. Base Bias with Emitter Feedback

This circuit is obtained by simply adding an emitter resistor to the base bias circuit as shown in Fig. 58.8.

1. At saturation, V_{CE} is essentially zero, hence V_{CC} is distributed over R_L and R_E .

$$\therefore \qquad I_{C(sat)} = \frac{V_{CC}}{R_E + R_L}$$

2. I_c can be found as follows :

or

...

Consider the supply, base, emitter and ground route. Applying Kirchhoff 's Voltage Law, we have

$$-I_B R_B - V_{BE} - I_E R_E + V_{CC} = 0$$

or
$$V_{CC} = I_B R_B + V_{BE} + I_E R_E$$

Now
$$I_B = I_C / \beta \text{ and } I_E \cong I_C$$
...(i)

Substituting these values in the above equation, we have

$$V_{CC} \cong \frac{I_C R_B}{\beta} + V_{BE} + I_C R_E$$
$$I_C \cong \frac{V_{CC} - V_{BE}}{R_E + R_B / \beta} \cong \frac{V_{CC}}{R_E + R_B / \beta} \qquad --\text{negle}$$

(we could have applied the β -rule given in Art. 57.24)

 $\begin{array}{l} V_{c} = V_{cc} - I_{c}R_{L} \\ V_{E} = I_{E}R_{E} \cong I_{c}R_{E} \end{array}$ **3.** collector-to-ground voltage 4. emitter-to-ground voltage

5.
$$S = \frac{1 + R_B / R_E}{1 + R_B / (1 + \beta) R_E} = \frac{1 + R_B / R_E}{1 + R_B / \beta R_E}$$

6. The β -sensitivity of this circuit is $K_{\beta} = \frac{1}{1 + \beta R_E / R_B}$ Example 58.5. For the circuit shown in Fig. 58.9, find (i) $I_c(sat)$, (ii) I_c , (iii) V_c , (iv) $V_{E'}$, (v) V_{CE} and (vi) K_{β} .

Solution. (i)
$$I_{C(sat)} = \frac{V_{CC}}{R_E + R_L} = \frac{30}{1+2} = 10 \text{ mA}$$

(ii) actual $I_C \cong \frac{V_{CC}}{R_E + R_B / \beta} = \frac{30}{1+300/100} = 7.5 \text{ mA}$
(iii) $V_C = V_{CC} \times I_C R_L = 30 - 2 \times 7.5 = 15 \text{ V}$
(iv) $V_E \cong I_E R_E \cong I_C R_E = 7.5 \times 1 = 7.5 \text{ V}$
(v) $V_{CE} = V_C - V_E = 15 - 7.5 = 7.5 \text{ V}$
(v) $K_\beta = \frac{1}{1+100 \times 1/300} = 0.75$



Example 58.6. The base-biased transistor circuit of Fig. 58.10 is subjected to increase in junction temperature from 25°C to 75°C. If β increases from 100 to 150 with rising temperature, calculate the percentage change in Q-point values (I_{C} , V_{CE}) over the temperature range. Assume that $V_{\rm BE}$ remains constant at 0.7 V.

Solution. At 25°C
$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{100 \times 10^3} = 0.113 \text{ mA}$$

2225

ecting VBE



%
$$\Delta V_{CE} = \frac{3.52 - 6.35}{6.35} \times 100 = -44.57$$
 (decrease)

It is seen that Q-point is very much dependent on temperature and makes the base-bias arrangement very unstable.

58.11. Base Bias with Collector Feedback

This circuit (Fig. 58.11) is like the base bias circuit except that base resistor is returned to collector rather than to the V_{cc} supply. It derives its name from the fact that since voltage for R_B is derived from collector, there exists a negative feed back effect which tends to stabilise I_c against changes in β . To understand this action, suppose that somehow β increases. It will increase I_c as well as $I_c R_L$ but decrease V_c which is applied across R_B . Consequently, I_B will be decreased which will partially compensate for the original increase in β .

(i)
$$I_{C(sat)} = V_{CC}/R_L$$
 —since $V_{CE} = 0$
(ii) $V_C = V_{CC} - (I_B + I_C) R_L \cong V_{CC} - I_C R_L$
Also, $V_C = I_B R_B + V_{BE}$
Equating the two expressions for V_C , we have
 $I_B R_B + V_{BE} \cong V_{CC} \times I_C R_L$
Since $I_B = I_C/\beta$, we get
 $\frac{I_C}{\beta} \cdot R_B + V_{BE} \cong V_{CC} - I_C R_L$
 $\therefore I_C = \frac{V_{CC} - V_{BE}}{R_L + R_B/\beta} \cong \frac{V_{CC}}{R_L + R_B/\beta}$



Fig. 58.11

This is also the approximate value of I_E (again, we could take the help of β -rule). The β -sensitivity factor is given by

$$K_{\beta} = \frac{1}{\beta R_L / R_B} = 1 - \frac{I_C}{I_{C(sat)}}$$
$$S = \frac{1 + R_B / R_L}{1 + R_B / (1 + \beta) R_L} \approx \frac{V_{CC}}{R_L + R_B / \beta}$$

Example 58.7. In Fig. 58.11, $V_{cc} = 12$ V, $V_{BE} = 0.7$ V, $R_L = 1K$, $R_B = 100K$, $\beta = 100$. Find (i) I_C , (ii) V_{CE} , (iii) I_B ,(iv) K_{β} and (v) S.

Solution. (i)
$$I_C \cong I_E = \frac{12 - 0.7}{1 + 100/100} = 5.6 \text{ mA}$$

(*ii*)
$$V_{CE} \approx 12 - (5.65 \times 1) = 6.35 \text{ V}$$
 (*iii*) $I_B = I_C / \beta = 5.65 / 100 = 56.5 \,\mu\text{A}$
(*iv*) $K_B = \frac{1}{1 + 100 \times 1 / 100} = 0.5$ (*v*) $S = \frac{1 + 100 / 1}{1 + 100 \times 1 / 101} = 50.5$

58.12. Base Bias with Collector and Emitter Feedbacks

In the circuit of Fig. 58.12, both collector and emitter feedbacks have been used in an attempt to reduce circuit sensitivity to changes in β . If β increases, emitter voltage increases but collector voltage decreases. It means that voltage across R_B is reduced causing I_B to decrease thereby partially off-setting the increase in β .

Under saturation conditions, V_{cc} is distributed over R_L and R_E . Assuming I_B to be negligible as compared to I_C , we get, $I_{C(sat)} = V_{cc}/(R_E + R_L)$.

> Actual value of I_c is $= \frac{V_{CC} - V_{BE}}{R_E + R_L + R_B / \beta}$ —going via R_B because V_{CE} is unknown.

$$V_{C} = V_{CC} - (I_{C} + I_{B}); \qquad R_{L} \cong V_{CC} - I_{C}R_{L}$$

$$V_{E} = I_{E}R_{E} \cong I_{C}R_{E}; \quad \overline{V}_{CE} = V_{C} - V_{E}$$

$$V_{CE} \cong V_{CC} - I_{C}(R_{L} + R_{E})$$

$$S = \frac{1 + R_{B}/(R_{E} + R_{L})}{1 + R_{B}/\beta(R_{E} + R_{L})}$$
1

It can be proved that $K_{\beta} = \frac{1}{1 + \beta(R_E + R_L)/R_B} = 1 - \frac{I_C}{I_{C(sat)}}$

Obviously, K_{β} will be degraded with increase in R_{β} .

Sc

Example 58.8. For the circuit shown in Fig. 58.13, find (a) $I_{C(sat)}(b) V_{CE}$ and (c) K_{β} . Neglect V_{BE} and take $\beta = 100$.

blution. (a)
$$I_{C(sat)} = 15/(10 + 10) = 0.75 \text{ mA}$$

(b) $I_C = \frac{V_{CC}}{R_E + R_L + R_B / \beta} = \frac{15}{10 + 10 + 500 / 100} = 0.6 \text{ mA}$
 $V_{CE} = 15 - 0.6 (10 + 10) = 3 \text{ V}$
(c) $K_\beta = \frac{1}{1 + 100 (10 + 10) / 50} = 0.2$

or $K_{\beta} = 1 - I_C / I_{C(sat)} = 1 - 0.6/0.75 = 0.2$ Obviously, K_{β} will be degraded with increase in R_B .

58.13. Emitter Bias with Two Supplies

This circuit gives a reasonably stable Q-point and is widely used whenever two supplies (positive and negative) are available. Its popularity is due to the fact that I_c is essentially independent of β .







It can be shown that $V_B \cong 0$ and $V_E = -V_{BE}$ Starting from ground and going clockwise round the base-emitter circuit, we get according to KVL. $-I_BR_B - V_{BE} - I_ER_E + V_{EE} = 0$ or $I_BR_B + I_ER_E = V_{EE} - V_{BE}$ (i) Now, $I_B = I_C/\beta \cong I_E/\beta$. Substituting this in (i) above we have $\frac{I_ER_B}{\beta} + I_ER_E = V_{EE} - V_{BE}$ or $I_E = \frac{V_{EE} - V_{BE}}{R_E + R_B/\beta}$ If $V_{EE} \gg V_{BE}$ and $R_E \gg R_B/\beta$, $I_E = V_{EE}/R_B$. If V_E is the emitter to ground voltage, then $-I_BR_B - V_{BE} - V_E = 0$ or $V_E = -(I_BR_B + V_{BE}) = -(V_{BE} + I_CR_B/\beta) \cong -V_{BE}$ For this circuit, $S = \frac{1+R_B/R_E}{1+R_B/\beta R_E}$ and $K_B = \frac{1}{1+\beta R_E/R_B}$ Example 58.9. For the circuit of Fig. 58.15, find (i) I_E , (ii) I_C , (iii) V_C , (iv) V_E , (v) V_{CE} , (vi) stability factor and (vii) K_β for a β of 50. Take $V_{BE} = 0.7$ V. (Electronics-II, Bangalore Univ. 1995)

Solution. (i) $I_E = \frac{V_{EE} - V_{BE}}{R_E + R_B / \beta} = \frac{10 - 0.7}{20 + 10 / 50} = 0.46 \text{ mA}$ (ii) $I_C \cong I_E = 0.46 \text{ mA}$ (iii) $V_C = V_{CC} - I_C R_L = 20 - 0.46 \times 10 = 15.4 \text{ V}$ (iv) $V_E = -(V_{BE} + I_C R_B / \beta)$ $= (0.7 + 0.46 \times 10/50) = -0.8 \text{ V}$ (v) $V_{CE} = V_C - V_E = 15.4 - (-0.8) = 16.2 \text{ V}$ (vi) $S = \frac{1 + R_B / R_E}{1 + R_B / \beta R_B} = \frac{1 + 10 / 20}{1 + 10 / 50 \times 20} = 1.485$ (vii) $K_\beta = \frac{1}{1 + R_E / R_\beta} = \frac{1}{1 + 50 \times 20 / 10} \cong 0.01$



The arrangement is commonly used for transistors incorporated in integrated circuits (*ICs*).

The name 'voltage divider' is derived from the fact that resistors R_1 and R_2 form a potential divider across V_{CC} (Fig. 58.16)*. The voltage drop V_2 across R_2 forward-biases the emitter whereas V_{CC} supply reverse-biases the collector.

As per voltage divider theorem.

$$V_{2} = V_{CC} \cdot R_{2}/(R_{1} + R_{2})$$
As seen,
$$V_{E} = V_{2} - V_{BE}$$

$$\therefore \qquad I_{E} = \frac{V_{E}}{R_{E}} = \frac{V_{2} - V_{BE}}{R_{E}} \cong \frac{V_{2}}{R_{E}}$$
Also,
$$V_{C} = V_{CC} - I_{C}R_{L}$$





^{*} It is also known as Universal Bias Stabilization Circuit.

$$\begin{split} & V_{CE} = V_C - V_E = V_{CC} - I_C R_L - I_E R_E \\ & \cong V_{CC} - I_C (R_L + R_E) \quad \therefore \quad I_C \cong I_E \\ & I_{C(sat)} \cong \frac{V_{CC}}{R_L + R_E} \end{split}$$

As before,

It is seen from above calculations that value of β was never used anywhere. The base voltage is set by V_{cc} and R_1 and R_2 . The *dc* bias circuit is independent of transistor β . That is why it is such a very popular bias circuit.

$$K_{\beta} = \frac{1}{1 + \beta R_E / (R_1 || R_2)}$$
$$S = \frac{1 + (R_1 || R_2) / R_e}{1 + (R_1 || R_2) / (1 + \beta) R_E}$$
$$\approx \frac{1 + (R_1 || R_2) / R_E}{1 + (R_1 || R_2) / \beta R_E}$$

Using Thevenin's Theorem

More accurate results can be obtained by Thevenizing the voltage divider circuit as shown in Fig. 58.17. The first step is to open the base lead at point *A* and remove the transistor along with R_L and R_E thereby leaving the voltage divider circuit behind as in Fig. 58.17 (*a*) and (*b*).



$$V_{th} = V_2 = V_{CC} \cdot \frac{R_2}{R_1 + R_2}$$
 and $R_{th} = R_1 \parallel R_2 = \frac{R_1 R_2}{(R_1 + R_2)}$

The original circuit is reduced to that shown in Fig. 58.17 (c) where $V_{th} = V_{BB}$; $R_{th} = R_{B}$. Now, applying KVL to the base-emitter loop, we get

 $V_{BB'} - I_{B'}R_{B'} - V_{BE} - I_{E}R_{E} = 0$ Substituting the value of $I_{E} = (1 + \beta) I_{B}$ in (*i*) above, we get

 $I_{B} = \frac{V_{BB} - V_{BE}}{V_{BB} - V_{BE}}$

$$B R_B' + (1+\beta)R_E$$

However, if we substitute the value of $I_B = I_E/(1 + \beta)$, we get

$$I_E = \frac{V_{BB} - V_{BE}}{R_E + R_B / (1+\beta)}$$

$$R_E - I_E R_E \cong V_{CC} - I_C (R_E + R_E)$$

 $V_{CE} = V_{CC} - I_C R_L - I_E R_E \cong V_{CC} - I_C (R_L + R_E)$ The above results could also be obtained directly by applying β -rule (Art. 58.12)







:.
$$V_B = V_{CC} \frac{R_2 \| (1+\beta)R_E}{R_1 + R_2 \| (1+\beta)R_E}$$

 $V_E = V_B - V_{BE}; I_E = V_E/R_E$ and so on.

Example. 58.10. For the circuit of Fig. 58.19, find (a) $I_c(sat)$, (b) I_c , (c) V_{cE} , (d) K_{β} . Neglect V_{BE} and take $\beta = 50$. (Electronics, Gorakhpur Univ.)

Solution.

(a)
$$I_{C(sat)} = \frac{V_{CC}}{R_L + R_E} = \frac{20}{2+6} = 2.5 \text{ mA}$$

(b) $I_C \cong I_E \cong V_2/R_E = 6/6 = 1 \text{ mA}$
(c) $V_{CE} = V_{CC} - I_C(R_L + R_E) = 20 - 1 (2+6) = 12 \text{ V}$
(d) $R_1 \parallel R_2 = 84/20 = 4.2 \text{ K}$

$$K_{\beta} = \frac{1}{1 + 50 \times 6/4.2} = 0.0138$$





\$14 K

+ V₂ ≹6 K • 20 V

I_C 2 K

6 K

V_{CE}

(a), draw the dc load line and mark the Q-point of the circuit. Assume germanium material with $V_{BB} = 0.3 V$ and $\beta = 50$.

(Electronics-I, M.S. Univ. 1991)
Solution.
$$V_{CC(cut-off)} = V_{CC} = 20 \text{ V}$$

 $I_{C(sat)} = \frac{V_{CC}}{R_L + R_E} = \frac{20}{4+6} = 2 \text{ mA}$

(a) Approximate Method

$$V_2 = V_{CC} \frac{R_2}{R_1 + R_2} = 20 \times \frac{25}{125} = 4 \text{ V}$$
$$I_E = \frac{V_2 - V_{BE}}{R_E} = \frac{4 - 0.3}{6} = 0.62 \text{ mA}$$

:. $V_{CE} = V_{CC} - I_C(R_L + R_E) = 20 - 0.62 \times 10 = 13.8 \text{ V}$ This *Q*-point (13.8 V, 0.62 mA) is shown in Fig. 58.21 (*a*). As seen from Fig. 58.20 (*b*)



:. $V_{CE} = V_{CC} - I_C R_C - I_E R_E = 20 - 0.565 \times 4 - 0.576 \times 6 = 14.3 \text{ V}$ The new and more accurate Q-point (14.3 V, 0.565 mA) is shown in Fig. 58.21 (b).

58.15. Load Line and Output Characteristics

In order to study the effect of bias conditions on the performance of a CE circuit, it is necessary to superimpose the dc load line on the transistor output (V_{CE}/I_C) characteristics. Consider a silicon NPN transistor which is connected in CE configuration (Fig. 58.22) and whose output characteristics are given in Fig. 58.23. Let its $\beta = 100$.

First, let us find the cut-off and saturation points for drawing the dc load line and then mark in the Q-point.

$$I_{C(sat)} = 10/2 = 5 \text{ mA} \qquad --\text{point } B \text{ in Fig. 58.23}$$

$$V_{CE(cut-off)} = V_{CC} = 10 \text{ V} \qquad --\text{point } A \text{ in Fig. 58.23}$$

The load line is drawn in Fig. 58.23 below.



Fig. 58.23

Actual

$$R_{B} = 470$$

$$I_{C} = \beta I_{B} = 100 \times 20 = 2000 \ \mu A = 2 \ m A$$

$$V_{CE} = V_{CC} \times I_{C} R_{L} = 10 - 2 \times 2 = 6 \ V$$

 $I_{\rm B} = \frac{V_{CC} - V_{BE}}{V_{CC} - V_{BE}} = \frac{10 - 0.7}{2000} = 2000$

This locates the Q-point in Fig. 58.23.

Suposse an ac input signal voltage injects a sinusoidal base current of peak value 10 µA into the circuit of Fig. 58.22. Obviously, it will swing the operating or Q-point up and down along the load line.

When positive half-cycle of I_{B} is applied, the Q-point shifts to point C which lies on the (20 + 10) = 30 mA line.

Similarly, during negative half-cycle of input base current, Q-point shifts to point D which lies on the $(20 - 10) = 10 \,\mu\text{A}$ line.

By measurement, at point C, $I_c = 2.9$ mA. Hence, $V_{cE} = 10 - 2 \times 2.9 = 4.2$ V Similarly, at point D, I_c measures 1.1 μ A.Hence, $V_{cE} = 10 - 2 \times 1.1 = 7.8$ V It is seen that V_{cE} decreases from 6 V to 4.2 V *i.e.* by a peak value of (6-4.2) = 1.8 V when base

current goes positive. On the other hand, V_{CE} increases from 6 V to 7.8 V *i.e.* by a peak value of (7.8 - 6) = 1.8 V when input base current signal goes negative. Since changes in V_{ce} represent changes in output voltage, it means that when input signal is applied, I_B varies according to the signal

amplitude and causes I_c to vary, thereby producing voltage variations.

Incidentally, it may be noted that variations in voltage drop across R_L are exactly the same as in V_{CE} .

Steady drop across R_L when no signal is applied = 2 × 2 = 4 V. When base signal goes positive, drop across R_L = 2 × 2.9 = 5.8 V. When base signal goes negative, I_C = 1.1 mA and drop across R_L = 2 × 1.1 = 2.2 V.

Hence, voltage variation is = 5.8 - 4 = 1.8 V during positive input half-cycle and 4 - 2.2 = 1.8 V

during negative input half-cycle. Obviously, rms voltage variation $1.8\sqrt{2}$ 1.27 V

Now, proper dissipated in RL by ac component of output voltage is

 $P_{ac} = 1.27^2/2 = 0.81 \text{ mW}$ and $P_{dc} = I_c^2 R = 2^2 \times 2 = 8 \text{ mW}$ Total power dissipated in $R_t = 8.81 \text{ mW}$.

58.16. AC Load Line

It is the line along which Q-point shifts up and down when changes in output voltage and current of an amplifier are caused by an ac signal.

This line is steeper than the dc line but the two intersect at the *Q*-point determined by biasing dc voltage and currents.

AC load line takes into account the ac load resistance whereas *dc* load line considers only the dc load resistance.

(i) DC Load Line

The cut-off point for this line is where $V_{CE} = V_{CC}$. It is also written as $V_{CE(cut-off)}$. Saturation point is given by

 $I_{c} = V_{cc}/R_{L}$. It is also written as $I_{C(sat)}$.

It is represented by straight line AQB in Fig.

(ii) AC Load Line The cut-off point is given by $V_{CE(out-off)} = V_{CEQ} + I_{CQ}$ R_{ac} where Rac is the ac load resistance*. Saturation point is given by

 $I_{C(sat)} = I_{CQ} + V_{CEQ}/R_{ac}.$ It is represented by straight line CQD in Fig. 58.24.

The slope of the ac load line is given by $y = \times 1/R_{ac}$.

It is seen from Fig. 58.24 that maximum possible positive signal swing is $= I_{CQ}R_{ac}$. Similarly, maximum possible negative signal swing is V_{CEQ} . In other words, peak-signal handling capacity is limited to I_{CQ} Rac or V_{CEQ} whichever is smaller.



Example 58.12. *Draw the dc and ac load lines for the CE circuit shown in Fig. 58.25 (a). What is the maximum peak-to-peak signal that can be obtained ?*

(Applied Electronics, Kerala Univ. 1991)

Solution. DC Load Line [Fig. 58.25 (b)]

 $V_{CE(cut-off)} = V_{CC} = 20 \text{ V} \text{ (point A) and } I_{C(sat)} = V_{CC}/(R_1 + R_E) = 20/5 = 4\text{mA} \text{ (point B). Hence, } A_{QB}$ represents dc load line for the given circuit.

Approximate bias conditions can be quickly found by assuming that I_B is too small to affect the base bias in Fig. 58.25 (*a*).

^{*} Written as r_1 in Art. 59.4

 $V_2 = 20 \times 4/(4 + 16) = 4 V$ If we neglect V_{BE} , $V_2 = V_E$; I_E , $I_E = \frac{V_E}{R_E} = \frac{V_2}{R_E} = \frac{4}{2}$ = 2 mAAlso, $I_c \cong I_E = 2$ mA. Hence, $I_{cQ} = 2$ mA The corresponding value

of V_{CFO} can be found by drawing dotted line in Fig. 58.25 (b) or may be calculated as under:

AC Load Line

20 V mA ac Load Line $3 \text{ K} R_L$ 5.13 R₁ **\$** 16 K C_{2} dc Load Line 4 B C_1 V_{CEG} R₂**≩** 4 K R_E 2 K V_{E} 16 A 5 10 15 20 V VCE *(b)* (a)Fig. 58.25

Cut-off pont, $V_{\textit{CE(cut-off)}} = V_{\textit{CEQ}} + I_{\textit{CQ}}R_{\textit{ac}}$ Now, for the given circuit, ac load resistance is $R_{ac} = R_c = 3K$ Cut-off point = $10 + 2 \times 3 = 16$ V [Fig. 58.25 (*b*)].

Saturation point,
$$I_{c(sat)} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}} = 2 + \frac{10}{3} = 5.13 \text{ mA}$$

Hence, line joining 16-V point and 5.13 mA point gives ac load line as shown in Fig. 58.25 (b). As expected, this line passes through the Q-point.

Now, I_{CQ} . $R_{ac} = 2 \times 3 = 6$ V and $V_{CEQ} = 10$ V. Taking the smaller quantity, maximum peak output signal = 6 V. Hence, peak-to-peak value = $2 \times 6 = 12$ V.

Example 58.13. Find the dc and ac load lines for CE circuit shown in Fig. 58.26 (a).

Solution. The given circuit is identical to that shown in Fig. 58.25 (a) except for the addition of 6-K resistor. This makes R_{AC} $= 3 \text{ K} \parallel 6 \text{ K} = 2 \text{ K}$ because collector feeds these two resistors in parallel. The dc loadline would remain unaffected. Change would occur only in the ac load line.

AC Load Line $V_{CE(cut-off)} = V_{CEO} + I_{CQ}R_{ac} = 10 + 2 \times 2 = \mathbf{14} \mathbf{V}$

$$I_{C(sat)} = I_{CO} + V_{CEO}/R_{ac} = 2 + 10/2 = 7 \text{ mA}$$

Example 58.14. Draw the dc and ac load lines for the CB circuit shown in Fig. 58.27 (a). Which swing starts clipping first ?

Solution. The dc load line passes through cut-off point of 30 V and saturation point of V_{cc}/R_{L} = 1 mA.

Now, $I_E \cong 20/40 = 0.5 \text{ mA}$; $I_C \cong I_E = 0.5 \text{ mA}$; $I_{CO} = 0.5 \text{ mA}$ $V_{CB} = V_{CC} - I_C R_C = 30 - 0.5 \times 30 = 15 \text{ V}; V_{CBO} = 15 \text{ V}$





Fig. 58.27

Hence, dc operating point or Q-point is (15 V, 0.5 mA) as shown in Fig. 58.27 (b). The cut-off point for ac load line is = $V_{CBQ} + I_{CQ}R_{AC}$ Since collector sees an ac load of two 30 K resistors in parallel, hence $R_{ac} = 30$ K || 30 K

=15 K.

 $V_{CBQ} + I_{CQ}R_{ac} = 15 + 0.5 \times 15 = 22.5 \text{ V}$...

Saturation current for ac line is $= I_{cQ} + V_{CBQ}/R_{ac} = 0.5 + 15/15 = 1.5 \text{ mA}$ The line joining these two points (and also passing through Q) gives the ac load line as shown in Fig. 58.27 (b).

Note. Knowing ac cut-off point and Q-point, we can draw the ac load line. Hence, we need not find the value of saturation current for this purpose.

As seen, positive swing starts clipping first because $I_{CQ}R_{ac}$ is less than V_{CBQ} . Obviously, maximum peak-to-peak signal that can be obtained from this circuit = $2 \times 7.5 = 15$ V.

Example. 58.15. For the circuit shown in Fig. 58.27 (a), find the approximate value of source voltage us that will cause clipping. The voltage source has an internal resistance of 1 K.

Solution. As found out in Ex. 58.14, the maximum swing of the unclipped output = $2 \times 7.5 =$ 15 V.

Now,
$$A_{v} = \frac{V_{out}}{V_{s}} = \frac{R_{ac}}{R_{s}} = \frac{15}{1} = 15$$

 $\therefore V_{s} = \frac{V_{out}}{A_{v}} = \frac{15V_{p-p}}{15} = 1V_{p-p}$

(b) maximum peak-to-peak unclipped signal.

Tutorial Problems No. 58.1

- 1. For the CB circuit shown in Fig. 58.28, find the approximate location of Q-point. [10 V, 2 mA]
- 2. For the circuit of Fig. 58.29, find

(a) dc operating-point,

 $[(15 \text{ V}, 0.5 \text{ mA}); 10 \text{ V}_{p-p}]$

[20 V

- 3. What is the maximum peak-to-peak signal that can be obtained from the circuit of Fig. 58.30?
- 4. Find the value of maximum peak-to-peak output of signal that can be obtained from the circuit of Fig. 58.31. [10 V



OBJECTIVE TESTS — 58

- **1.** The dc load line of a transistor circuit
 - (a) has a negative slope
 - (*b*) is a curved line
 - (c) gives graphic relation between I_c and I_B
 - (d) does not contain the *Q*-point.
- 2. The positive swing of the output signal in a transistor circuit starts clipping first when *Q*-point of the circuit moves
 - (a) to the centre of the load line
 - (b) two-third way up the load line
 - (c) towards the saturation point
 - (d) towards the cut-off point.
- **3.** To avoid thermal run away in the design of analog circuit, the operating point of the *BJT* should be such that it satisfies the condition

(a)
$$V_{CE} = 1/2 V_{CC}$$

(b)
$$V_{CE} < 1/2 V_{CC}$$

- (c) $V_{ce} > 1/2 V_{cc}$
- (d) $V_{ce} < 0.78 V_{cc}$
- 4. In the case of a *BJT* amplifier, bias stability is achieved by
 - (*a*) keeping the base current constant
 - (b) changing the base current in order to keep the I_c and V_{CB} constant
 - (c) keeping the temperature constant
 - (*d*) keeping the temperature and the base current constant
- 5. For a transistor amplifier with self-biasing network, the following components are used :

 $R_1 = 4 \text{ k} \Omega, R_2 = 4 \text{ k} \Omega$ and $R_E = 1 \text{ k} \Omega$ the approximate value of the stability factor 'S' will be

- (*a*) 4
- (*b*) 3
- (*c*) 2
- (d) 1.5
- 6. A transistor circuit employing base bias with collector feedback has greater stability than the one without feedback because
 - (a) I_c decrease in magnitude
 - (b) V_{BE} is decreased
 - (c) of negative feedback effect
 - (d) I_c becomes independent of β .
- 7. The universal bias stabilization circuit is most popular because
 - (a) I_c does not depend on transistor characteristics
 - (b) its β -sensitivity is high
 - (c) voltage divider is heavily loaded by transistor base
 - (d) I_c equals I_F .
- 8. Improper biasing of a transistor circuit leads to
 - (*a*) excessive heat production at collector terminal
 - (b) distortion in output signal
 - (c) faulty location of load line
 - (d) heavy loading of emitter terminal.
- 9. The negative output swing in a transistor circuit starts clipping first when *Q*-point
 - (a) has optimum value
 - (b) is near saturation point
 - (c) is near cut-off point
 - (*d*) is in the active region of the load line.
- **10.** When a *BJT* is employed as an amplifier, it operates

- (a) in cut-off
- (b) in saturation
- (c) well into saturation
- (*d*) over the active region.
- 11. Which of the following method used for biasing a BJT in integrated circuits is considered independent of transistor beta?
 - (a) fixed biasing
 - (b) voltage divider bias
 - (c) collector feedback bias
 - (d) base bias with collector feedback.
- **12.** The voltage V_0 of the circuit shown in Fig. 58.32 is,



Fig. 58.32



- (b) 3.1 V
- (c) 2.5 V
- (d) zero
- 13. The collector voltage V_c of the circuit shown in Fig. 58.33, is approximately (a) 2 V

 - (b) 4.6 V
 - (*c*) 9.6
 - (d) 8.6 V



Fig. 58.33

ANSWERS					
1. (a) 7. (a) 13. (a)	2. (<i>d</i>) 8. (<i>b</i>)	3. (c) 9. (b)	4. (<i>a</i>) 10. (<i>d</i>)	5. (b) 11. (b)	6. (b) 12. (d)